SITL strange behaviour

Hi All, 

I'm in the process of refactoring the runsim.py code to allow the use of FDM connectors that interface to JSBSim or XPlane, however in doing so I've hit a hurdle where SITL is behaving strangely.

Unfortunately I have no baseline of a correctly

Read more…